

香港中文大學

The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems Lecture 03: Combinational Circuit and Sequential Circuit

Ming-Chang YANG

mcyang@cse.cuhk.edu.hk

Outline



- Combinational Circuit: no memory
 - Outputs depend on the *present* inputs only.
 - Rule: Use either concurrent or sequential statements.
- Sequential Circuit: has memory
 - Outputs depend on *present* inputs and *previous* outputs.
 - Rule: MUST use sequential statements (i.e., process).



Combinational Circuit



- Combinational Circuit: no memory
 - Outputs depend on the present inputs only.
 - As soon as inputs change, the values of previous outputs are lost.
 - Rule: You can build a combinational circuit using <u>either</u> concurrent statements (i.e., statements outside process)
 <u>or sequential statements</u> (i.e., statements inside process).



Modeling Combinational Circuit (1/3)

- Typical ways for modeling a combinational circuit:
 - 1) Logic/Schematic Diagram shows the wiring and connections of each individual logic gate.
 - 2) Boolean Expression is an expression in Boolean algebra that represents the logic circuit.
 - **3) Truth Table** provides a concise list that shows all the output states for each possible combination of inputs



https://www.electronics-tutorials.ws/combination/comb_1.html

Modeling Combinational Circuit (2/3)

- Typical ways for modeling a combinational circuit:
 - 1) Logic/Schematic Diagram shows the wiring and connections of each individual logic gate.
 - 2) Boolean Expression is an expression in Boolean algebra that represents the logic circuit.
 - 3) Truth Table provides a concise list that shows all the output states for each possible combination of inputs



Modeling Combinational Circuit (3/3)

- Typical ways for modeling a combinational circuit:
 - 1) Logic/Schematic Diagram shows the wiring and connections of each individual logic gate.
 - 2) Boolean Expression is an expression in Boolean algebra that represents the logic circuit.
 - **3) Truth Table** provides a **concise** list that shows all the output states for each possible combination of inputs

Α	В	C	Q	process (A, B, C)
0	0	0	0	begin
0	0	1	1	if ($A = '0'$ and $B = '0'$ and $C = '1'$) then
0	1	0	0	0 - 11
0	1	1	0	$Q \sim 1$,
1	0	0	0	else
1	0	1	0	Q <= '0';
1	1	0	0	<pre>end if;</pre>
1	1	1	0	end process;
0 0				

Comb. Circuit Example: Decoder (1/2)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity decoder_ex is
port (in0,in1: in std_logic;
        out00,out01,out10,out11: out std_logic);
end decoder_ex;
architecture decoder_ex_arch of decoder_ex is
begin
```

```
process (in0, in1)
```

begin

if in0 = '0' and in1 =	: ' 0' then
out00 <= '1';	
else	out00
out00 <= '0';	
end if;	
if in0 = '0' and in1 =	: '1' then
out01 <= '1';	
else	out01
out01 <= '0';	
end if:	

in O	in 1	out 00	out 01	out 10	out 11
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Comb. Circuit Example: Decoder (2/2)

```
if in0 = '1' and in1 =
                          '0'
                              then
    out10 <= '1';
                            out10
  else
    out10 <= '0';
  end if;
  if in0 = '1' and in1 =
                          '1'
                              then
    out11 <= '1';
                            out11
  else
    out11 <= '0';
 end if;
end process;
```

in	in	out	out	out	out
0	1	00	01	10	11
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

end process; end decoder ex arch;

...

https://www.allaboutcircuits.com/textbook/digital/chpt-9/decoder/

Class Exercise 3.1

	Student ID:
	Name:
_	
doc	odor by rofo

Date:

 Re-implement the 2-to-4 decoder by referring the provided schematic diagram:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity decoder_ex is
    port( in0,in1: in std_logic;
        out00,out01,out10,out11:
        out std_logic);
end decoder_ex;
architecture decoder_ex_arch of
decoder_ex is
begin
```





end decoder_ex_arch;

Comb. Circuit Example: Multiplexer

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity mux ex is
port (in1, in2, sel: in std logic;
              out1: out std logic);
end mux ex;
architecture mux ex arch of mux ex is
begin
  process (in1, in2, sel)
  begin
    if sel = '0' then
      out1 <= in1; -- select in1</pre>
    else
      out1 <= in2; -- select in2
    end if;
  end process;
end mux ex arch;
```

sel	in1	in2	out1
	0	0	0
0	0	1	0
U	1	0	1
	1	1	1
	0	0	0
4	0	1	1
1	1	0	0
	1	1	1



Class Exercise 3.2

Student ID: _____ Name: _____

Date:

• Specify the I/O signals in the schematic diagram:

```
entity mux ex is
port (in1, in2, sel: in std logic;
              out1: out std logic);
end mux ex;
architecture mux ex arch of mux ex is
                                             MUX
begin
  process (in1, in2, sel)
                                      (\mathbf{I})
  begin
    if sel = '0' then
      out1 <= in1; -- select in1
                                      2
    else
      out1 <= in2; -- select in2
    end if;
  end process;
end mux ex arch;
```

Recall: Tri-state Buffer



in1	enable	out1
0	0	Z
1	0	Z
0	1	0
1	1	1

out1 <= in1 when enable = '1' else 'Z'; end tri_ex_arch; CENG3430 Lec03: Combinational Circuit and Sequential Circuit 2021-22 T2

Outline



Combinational Circuit: no memory

Outputs depend on the present inputs only.

- Rule: Use either concurrent or sequential statements.

- Sequential Circuit: has memory
 - Outputs depend on *present* inputs and *previous* outputs.
 - Rule: MUST use sequential statements (i.e., process).



Sequential Circuit



- Sequential Circuit: has memory
 - Outputs depend on *present* inputs and *previous* outputs.
 - The previous output(s) are kept in the memory device(s) and treated as the present state.
 - Two most common memory devices: Latch and Flip-flop (FF), both can hold one bit of data (i.e., either low or high).
 - Rule: You MUST build a sequential circuit with <u>only</u> sequential statements (i.e., statements inside process).



Memory Device: Latch



- Latch has **no** CLOCK signal.
 - It changes the output only in response to the input.
- Case Study: D Latch
 - When enable signal C is high, the output Q follows input D.
 - \rightarrow That is why D latch is also called as transparent latch.
 - When enable line C is asserted, the latch is said to be transparent.
 - When C falls, the last state of D is held (i.e., has memory)!



D Latch in VHDL



1	library IEEE;(ok vivado 20	14.	.4)	
2	use IEEE.STD LOGIC 1164.ALL;			
3	entity latch ex is			
4	port (C, D: in std_logic;			
5	Q: out std_logic);			
6	end latch_ex;			
7	architecture latch_ex_arch c	of]	latch	n_ex is
8	begin			
9	process(C, D) sensitivi	ty	list	_
10	begin	~	-	
11	if $(C = '1')$ then	0	U	Next state of Q
12	Q <= D;	0	Х	No change
13	end if;	1	0	Q = 0: Reset state
	no change (memory)		_	
14	end process;	1	1	Q = 1; Set state
15	end latch_ex_arch;		ł	ttps://www.edgefx.in/digital-electronics-latches-and-flip-flops/

Class Exercise 3.3

Studen	t ID:	
Name:		

• Given a D latch, draw Q in the following figure:



Q



CENG3430 Lec03: Combinational Circuit and Sequential Circuit 2021-22 T2

Date:

Memory Device: Flip-flop (FF)

- Flip-flop has a clock signal (i.e., CLK).
 - It changes the output <u>only at clock edges</u>.
 - Positive-Edge-Triggered: At every low to high of CLOCK.
 - Negative-Edge-Triggered: At every high to low of CLOCK.
- Case Study: Positive-Edge-Triggered D Flip Flop
 - Whenever the clock rises, the output Q follows input D.
 - Otherwise, the last state of D is held (i.e., has memory)!
 - The held value can be reset <u>asynchronously</u> (i.e., <u>anytime</u>) or <u>synchronously</u> (i.e., <u>only at clock edges</u>).





ne Period

D Flip-flop with Async. Reset in VHDL



Attribute



- An attribute provides information about items such as entities, architecture, signals, and types.
 - The syntax is an apostrophe (') and the attribute name.
 - There are several useful predefined value, signal, and range attributes (see <u>VHDL Predefined Attributes</u>).
- An important signal attribute is the 'event.
 - This attribute yields a Boolean value of TRUE if an event has just occurred on the signal.
 - It is used primarily to determine
 if <u>a clock has transitioned</u> (i.e., ^{Clock}
 either low-to-high or high-to-low). cl



CLK = '1' and CLK'event

Class Exercise 3.4

Student ID:	
Name:	

Date:

• Given a Positive-edge-triggered D Flip-flop with async. reset, draw the output Q.



D Flip-flop with Sync. Reset in VHDL





Class Exercise 3.5

Student ID:	
Name:	

Date:

 Given a Positive-edge-triggered D Flip-flop with sync. reset, draw the output Q.



Async. Reset vs. Sync. Reset (1/2)



• The order of the statements inside the process determines asynchronous reset or synchronous reset.

– Asynchronous Reset (check RESET first!)

11 if (RESET = '1') then
12 Q <= '0'; -- Reset Q anytime
13 elsif CLK = '1' and CLK'event then
14 Q <= D; -- Q follows input D
15 end if;</pre>

– Synchronous Reset (check CLK first!)

10	if CLK = '1' and CLK'event then
11	if (RESET = $'1'$) then
12	Q <= '0'; Reset Q at edges
13	else
14	Q <= D; Q follows input D
15	end if;
16	end if;

Async. Reset vs. Sync. Reset (2/2)





Latch vs. Flip-flop (FF)



- Latch and Flip-flop (FF) are both typical memory devices which can store one bit of data.
- Their major difference is that:
 - Latch has no clock signal and is level-triggered.
 - The output of a latch can be changed only when the level of enable signal C is high.
 - FF has a clock signal and is edge-triggered.
 - The output of an FF can only be changed whenever the clock signal goes from low to high and high to low (i.e., clock edges).
- FF can be found in a wide range of sequential circuits where time plays an essential role.
 - Common examples are shift registers (Lab03), counters (Lab04), frequency divider circuits (Lab04), etc.

Seq. Circuit Example: Shift Register



- A register is a device that can be composed of a group of FFs to store multiple bits of data.
- A shift register allows the stored data being moved from one FF to another.
 - There are basically **four** types: ① Serial-In-Serial-Out (SISO), ② Serial-In-Parallel-Out (SIPO), ③ Parallel-In-Serial-Out (PISO). and @ Parallel-In-Parallel-Out (PIPO).



https://www.geeksforgeeks.org/shift-registers-in-digital-logic/ & https://www.electronics-tutorials.ws/sequential/seq_5.html

SIPO Shift Register in VHDL



entity SIPO ASYNC is

port (D, CLK, RST : IN STD LOGIC;

Q: OUT STD LOGIC VECTOR(3 downto 0));

end SIPO ASYNC;

end component;

architecture SIPO ASYNC ARCH of SIPO ASYNC is

component <u>DFF ASYNC</u> is

port(D, clk, reset : in STD LOGIC;

Q : out STD LOGIC);

signal dout : STD LOGIC VECTOR (3 downto 0); <- necessary? begin

DFF0: DFF ASYNC port map(D, CLK, RST, dout(0));

DFF1: DFF ASYNC port map(dout(0), CLK, RST, dout(1));

- DFF2: DFF ASYNC port map(dout(1), CLK, RST, dout(2));
- DFF3: DFF ASYNC port map(dout(2), CLK, RST, dout(3)); $Q \ll dout;$

end SIPO ASYNC ARCH;

Summary



- Combinational Circuit: no memory
 - Outputs depend on the *present* inputs only.
 - Rule: Use either concurrent or sequential statements.
- Sequential Circuit: has memory
 - Outputs depend on *present* inputs and *previous* outputs.
 - Rule: MUST use sequential statements (i.e., process).

